ES PATENT AND TRADEMARK OFFICE

IN THE UNITED STATES PA
CERTIFICATE OF EXPRESS MAILING
certify that this paper and the documents and/or fees referred to
and the documents and or less restarted to the united States Postal
vice on March 31, 1998 in an envelope as "Express Mail Post Office to
Particone "service under 37 CFR §1 10. Mailing Label Number
04333439US, addressed to the Assistant Commissioner for Patents,
hington, DC 20231
= 1//
Jack Limper
UTILITY PATENT APPLICATION
A CANADA
Assistant Commissioner for Patents
Box Patent Application
—

Attorney Docket No.:

CCC1P020/P1589

First Named Inventor:

HAMDI

	UTILITY PATENT APPLICATION TRANSMITTAL	(37 CFR. § 1.53(b))
Box Pate	t Commissioner for Patents ent Application gton, DC 20231	Duplicate for fee processing
Sir:	This is a request for filing a patent application under 37 CFR. § 1.5 Rabah S. Hamdi and Edward E. Olkko	53(b) in the name of inventors la
For:	WIRELESS UNIVERSAL SERIAL BUS LINK FOR A	COMPUTER SYSTEM
Applicat	ion Elements:	
Accomp	28 Pages of Specification, Claims and Abstract 5 Sheets of informal Drawings 1 Page Declaration anying Application Parts:	
मात्री मित्रीत मीत्र महित्र मित्रीत महित्र मित्री सहित्र होत	Assignment and Assignment Recordation Cover Sheet (recor 37 CFR 3.71 Power of Attorney by Assignee Information Disclosure Statement with Form PTO-1449 Copies of IDS Citations Preliminary Amendment Return Receipt Postcard Small Entity Statement(s) Other:	ding fee of \$40.00 enclosed)

Fee Calculation (37 CFR § 1.16)

	(Col. 1)	(Col. 2)	SMALL ENTITY	<u>OR</u>	LARGE ENTITY
	NO. FILED	NO. EXTRA	RATE FEE		<u>RATE</u> <u>FEE</u>
BASIC FEE			\$395 \$	OR	\$790 \$ 790.00
TOTAL CLAIMS	2420 =	4	x11 = \$	OR	x22 = \$88.00
INDEP CLAIMS	3 -03 =		x41 = \$	OR	x82 = \$ -0-
[] Multiple Dependen	nt Claim Present	ted	\$135 = \$	OR	\$270 = \$
* If the difference in			Total \$	OR	Total \$ 878.00
than zero, enter "0" i	in Col. 2.				

Check No. 1555 in the amount of \$918 is enclosed.

The Commissioner is authorized to charge any fees beyond the amount enclosed which may be required, or to credit any overpayment, to Deposit Account No. 50-0388 (Order No. CCC1P020).

Date: _

General Authorization for Petition for Extension of Time (37 CFR §1.136)

Applicants hereby make and generally authorize any Petitions for Extensions of Time as may be needed for any subsequent filings. The Commissioner is also authorized to charge any extension fees under 37 CFR §1.17 as may be needed to Deposit Account No. 50-0388 (Order No. CCC1P020).

Please send correspondence to the following address:

C. Douglass Thomas BEYER & WEAVER, LLP P.O. Box 61059 Palo Alto, CA 94306

> Tel (650) 493-2100 Fax (650) 493-2102

Date: 3/31/98

C. Douglass Thomas Registration No. 32,947

Page 2 of 2

In the United States Patent and Trademark Office

Applicant: Hamdi et al. Applicant's Ref: CCC1P020/P1589

Application No.: To be assigned Examiner: Unknown

Filed: Herewith Group Art Unit: Unknown

Title: WIRELESS UNIVERSAL SERIAL

BUS LINK FOR A COMPUTER

SYSTEM

Date: March 31, 1998

CERTIFICATE OF EXPRESS MAILING

I hereby certify that this paper and the documents and/or fees referred to as attached therein are being deposited with the United States Postal Service on March 31, 1998 in an envelope as "Express Mail Post Office to Addressee" service under 37 CFR §1.10, Mailing Label Number EL043333439US, addressed to the Assistant Commissioner for Patents, Washington, DC 20231.

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents Box Patent Application Washington, D.C. 20231

Sir:

Please make the following amendment:

IN THE CLAIMS

Claim 9, line 1, change "claim 9" to --claim 8--.

Respectfully submitted,

BEYER & WEAVER, LLP

C. Douglass Thomas Reg. No. 32,947

P.O. Box 61059 Palo Alto, CA 94306 Tel: (650) 493-2100

Atty.Dkt.No.: CCC1P020/P1589

PATENT APPLICATION

WIRELESS UNIVERSAL SERIAL BUS LINK FOR A COMPUTER SYSTEM

Inventors:

1. Rabah S. Hamdi

5800 Hollister Street,

Apt. # 1316

Houston, TX 77040 Citizenship: USA

2. Edward E. Olkkola

22703 Laurelwood Tomball, TX 77375 Citizenship: USA

Assignee:

Compaq Computer Corporation

BEYER & WEAVER, LLP P.O. Box 61059 Palo Alto, CA 94306 Telephone (650) 493-2100

15

20

25

30

WIRELESS UNIVERSAL SERIAL BUS LINK FOR A COMPUTER SYSTEM

BACKGROUND OF THE INVENTION

5 1. Field of the Invention

The present invention relates to computer systems and, more particularly, to peripheral buses for a computer system.

2. Description of the Related Art

Computer systems typically include a bus over which data and control signals are exchanged with peripheral devices. These buses are often categorized as either parallel buses or serial buses. Parallel buses include multiple data lines, whereas serial buses include a single data line (or a differential pair of lines). Examples of parallel buses are Interface Standard Association (ISA) and Peripheral Component Interface (PCI). Examples of serial buses are Apple Desktop Bus (ADB), Access.bus, IEEE P1394, Concentration Highway Interface (CHI), and GeoPort.

Recently, an improved serial bus known as Universal Serial Bus (USB) has been developed. USB is an industry standard extension to the personal computer architecture with a focus on Computer Telephony Integration (CTI), consumer and productivity applications. The USB is described in a Universal Serial Bus Specification, Revision 1.0, dated January 15, 1996, which is hereby incorporated by reference. Although the USB specification document explains USB in detail, below the features and operation of USB are summarized for the reader's benefit.

A range of data traffic can be serviced over a USB bus. The transfer rate for the USB bus is up to 12 Mbs. A USB bus also comprehends mid-speed and low-speed data ranges. Typically, mid-speed data transfers are isochronous and low-speed data transfers come from interactive devices. USB is primarily designed as a desktop bus but is also suitable for the mobile environment. USB has various advantages, including: easy peripheral expansion, low cost transfer rate up to 12 Mbs which can support real-time data for voice, audio and compressed video, protocol flexibility for mixed-mode isochronous data transfers and asynchronous messaging, standardized interface, and suitable for various computer configurations and form factors.

10

15

20

25

30

USB is a cable bus that supports data exchange between a host computer and a wide range of simultaneously accessible peripherals. The peripherals attached to a USB share the bandwidth of the USB through a host scheduled token based protocol. The USB specification allows peripherals to be attached, configured, used and detached while the host and other peripherals are in operation. Such is often referred to as dynamic (or hot) attachment and removal.

A USB bus connects USB devices with a USB host. There is only one USB host on any USB system. A host controller interfaces the USB bus to the host computer system. The host controller may be implemented in a combination of hardware, firmware or software. The USB physical interconnect is a tiered star topology. A hub is at the center of each star. Each wire segment is a point-to-point connection between the host and a hub or function, or a hub connected to another hub or function.

USB devices are hubs or functions. Hubs provide additional attachment points to the USB. Functions provide capabilities to the system, such as printing, joystick, speakers, or ISDN connection. All the USB devices present a standard USB interface in terms of their comprehension of the USB protocol, their response to standard operations such as configuration and reset, and their standard capability descriptive information.

A USB bus transfers signals and power over a cable having four (4) wires. The signaling occurs over two (2) wires in point-to-point segments. The maximum length of a cable segment is five (5) meters. The signals on each segment are differentially driven into a cable of 90 Ω intrinsic impedance by a differential transmitter. A differential receiver is used to receive the signals at the other end of the cable and has an input sensitivity of at least 200 mV and sufficient common mode rejection.

There are two modes of signaling. The USB full speed signaling bit rate is 12 Mbs. A limited capability of low speed signaling mode is also defined at 1.5 Mbs. Both modes can be simultaneously supported in the same USB system by mode switching between transfers in a device transparent manner. The low speed mode is defined to support a limited number of low bandwidth devices (e.g., mouse), since

10

15

20

25

30

more general use would degrade the bus utilization. A clock is transmitted encoded along with the differential data. A SYNC field also proceeds each packet to allow the receiver (s) to synchronize their bit recovery clocks.

The USB specification also covers power management aspects. Each USB segment provides a limited amount of power over the cable. The host supplies power for use by USB devices that are directly connected to the host. In addition, any USB device may have its own power supply. USB devices that rely totally on the power from the cable are called bus-powered devices. In contrast, those USB devices that have an alternate source of power are called self-powered devices. A USB hub in turn supplies power for its connected USB devices. The USB specification permits bus-power hubs within certain constraints of topology.

A USB host has a power management system which is independent from that of the USB. The USB system software interacts with the host's power management system to handle system power events such as SUSPEND or RESUME. Additionally, USB devices can carry USB-defined power management information which allows them to be power managed by system software or generic device drivers.

According to the USB bus protocol, all bus transactions involve the transmission of up to three (3) packets. Each transaction begins when the host controller, on a scheduled basis, sends a USB packet describing the type and direction of the transaction, the USB device address, and endpoint number. The packet is referred to as the Token Packet. The USB device that is addressed selects itself by decoding the appropriate address fields. In a given transaction, data is transferred either from the host to a device or from a device to the host. The direction of data transfer is specified in the token packet. The source of the transaction then sends a Data Packet or indicates it has no data to transfer. The destination in general responds with a Handshake Packet indicating whether the transfer was successful.

The USB data transfer model between a source or destination on the host and an endpoint on a device is referred to as a pipe. There are two types of pipes: stream and message. Stream data has no USB defined structure while message data does. Additionally, pipes have associations of data bandwidth, transfer service type, and endpoint characteristics such as directionality and buffer sizes. Pipes come into

10

15

20

25

30

existence when a USB device is configured. One message pipe, Control Pipe 0, always exists once a device is powered in order to provide access to the device's configuration, status and control information. The transaction schedule allows flow control for some stream mode pipes. At the hardware level, this prevents buffers from underpin or overrun situations by using a NACK handshake to throttle the data rate. The token for a NACK'ed transaction is reissued when the bus time is available. The flow control mechanism permits the construction of flexible schedules that accommodate concurrent servicing of a heterogeneous mix of stream mode pipes. Thus, multiple stream mode pipes can be serviced at different intervals and with packets of different sizes.

The USB supports USB devices attaching to and detaching from the USB at any point in time. Consequently, enumerating the USB is an ongoing activity that must accommodate dynamic changes in the physical bus topology.

All USB devices attach to the USB via a port on specialized USB devices known as hubs. Hubs indicate the attachment or removal of a USB device in its per port status. The host queries the hub to determine the reason for the notification. The hub then responds by identifying the port used to attach the USB device. Thereafter, the host enables the port and addresses the USB device with a control pipe using the USB Default Address. All USB devices are addressed using the USB Default Address when initially connected or after they have been reset.

The host determines if the newly attached USB device is a hub or a function and assigns a unique USB address to the USB device. The host establishes a control pipe for the USB device using the assigned USB address and endpoint number zero (0). If the attached USB device is a hub and USB devices are attached to its ports, then the above procedure is followed for each of the attached USB devices. If the attached USB device is a function, then attachment notifications will be dispatched by the USB software to interested host software.

When a USB device has been removed from one of its ports, the hub automatically disables the port and provides an indication of device removal to the host. Then, the host removes knowledge of the USB device from any host data structures. If the removed USB device is a hub, then the removal process must be

10

15

20

25

30

performed for all of the USB devices that were previously attached to the hub. If the removed USB device is a function, removal notifications are sent to the interested software.

Bus enumeration is the activity that identifies and addresses devices attached to a bus. For many buses, this is done at start up time and the information collected is static. However, since the USB allows the USB devices to be attached or detached from the USB at any time, bus enumeration for the USB bus is an on-going activity. Additionally, bus enumeration for the USB also includes detection and processing of removals.

USB supports functional data and control exchange between the USB host and a USB device in either a uni-directional fashion or a bi-directional fashion. Data transfers take place between host software and a particular endpoint on a USB device. A given USB device may support multiple data transfer endpoints. The USB host treats communications with any endpoint of a USB device independently from any other endpoint. Such associations between the host software and a USB device endpoint are called pipes. As an example, a given USB device could have an endpoint which would support a pipe for transporting data to the USB device and another endpoint which would support a pipe for transporting data from the USB device.

The USB specification supports four basic types of data transfers: control transfers, bulk transfers, interrupt transfers and isochronous transfers. Control data transfers are used by USB software to configure devices when they are first attached. Bulk data transfers typically consist of larger amounts of data such as used for printers or scanners. Interrupt data transfers are small, spontaneous data transfers from a device. The data being transferred is referred to as interrupt data, and such data may be presented for transfer by a device at any time. Interrupt data typically consists of event notification, characters, or coordinates that are organized as one or more bytes. Isochronous data transfers are continuous and real-time in creation, delivery and consumption. Timing related information is implied by the steady state at which isochronous data is received and transferred. Isochronous data must be delivered at the rate received to maintain its timing. In addition to delivery rate, isochronous data

10

15

20

25

30

must also be sensitive to delivery delays. For isochronous pipes, the bandwidth required is typically based upon the sampling characteristics of the associated function. The latency required is related to the buffering available at each endpoint. The timely delivery of isochronous data is ensured at the expense of potential transient losses in the data stream. In other words, any transmission errors are not corrected by hardware mechanisms such as retries. In practice, the core error rate of the USB is expected to be small enough not to be an issue. USB isochronous data streams are allocated to a dedicated portion of USB bandwidth to ensure that data can be delivered at the desired rate. The USB is also designed for minimal delay of isochronous data transfers.

The USB bandwidth is allocated among pipes. The USB allocates bandwidth for some pipes when a pipe is established. USB devices are required to provide some buffering of data. The goal for the USB architecture is to ensure that buffering induced hardware delays are bounded to within a few milliseconds. The bandwidth capacity of the USB can be allocated to the different data streams. The bandwidth allocation is blocking so that further pipe allocations are denied or blocked if they would disturb preexisting bandwidth or latency allocations. Whenever a pipe is closed, the allocated bandwidth is freed up and may be reallocated to another pipe.

USB devices are divided into device classes such as hub, locator, or text devices. USB devices are required to carry information for self-identification and generic configuration. All USB devices are accessed by a unique USB address. Each USB device additionally supports one or more endpoints with which the host may communicate. All USB devices must support especially designated endpoint zero (0) to which the USB device's USB control pipe will be attached. The information needed to completely describe the USB device is associated with the endpoint zero (0). Additionally, each USB device carries USB control and status information.

Two major divisions of the device classes exist: hubs and functions. Only hubs have the ability to provide additional USB attachment points. Functions, on the other hand, provide additional capabilities to the host.

Hubs are a key element in the plug-and-play architecture of USB. Hubs serve to simplify USB connectivity from the user's perspective and provide robustness at

10

15

20

25

30

low cost and low complexity. Hubs are wiring concentrators that enable multiple attachment characteristics of USB. Attachment points on the hubs are referred to as ports. Each hub converts a single attachment point into multiple attachment points. The upstream port of a hub connects the hub towards the host. Each of the other downstream ports of a hub allows connection to another hub or function. Hubs can detect attach and detach at each downstream port and enable the distribution of power to the downstream devices. Each downstream port can be individually enabled and configured as either full or low speed. The hub also isolates low speed ports from full speed signaling ports.

A hub consists of two portions: the hub controller and the hub repeater. The hub repeater is a protocol controlled switch between the upstream port and the downstream ports. It also has hardware support for reset and suspense/resume signaling. The hub controller provides the interface registers that allow communication to/from the host. Hub specific status and control commands permit the host to configure a hub and to monitor and control its ports.

A function is a USB device that is able to transmit or receive data or control information over the bus. A function is typically implemented as a separate peripheral device with a cable that plugs into a port on a hub. However, a physical package may implement multiple functions and an embedded hub with a single USB cable. This is known as a compound device. Each function contains configuration information that describes its capabilities and resource requirements. Before a function can be used, it must be configured by the host. This configuration includes allocating USB bandwidth and selecting function specific configuration options. Examples of functions are: locator devices such as a mouse, tablet, or light pen; input devices such as a keyboard; output devices such as a printer; and telephony adapters such as an ISDN adapter.

The USB host interacts with the USB devices through the host controller. The host and its associated host controller are responsible for managing the use of the USB. Specifically, the host is responsible for detecting the attachment and removal of USB devices, managing control flow between the host and USB devices, managing

10

15

20

25

30

data flow between the host and USB devices, collecting status and activity statistics, and providing a limited amount of power to attached USB devices.

The USB system software on the host manages interactions between the USB devices and the host-based device software. The general areas of interactions between the USB system software and the device software are: device enumeration and configuration, isochronous data transfers, asynchronous data transfers, power management, and device and bus management information.

FIG. 1 is a block diagram of a conventional computer system 100 that utilizes a Universal Serial Bus (USB). The computer system 100 includes a personal computer 102 that includes among other things a USB port 104. A USB bus 106 connects the USB port 104 to a USB hub 108. The USB bus 106 is a cable consisting of four (4) wires. The USB hub 108 provides a plurality of USB ports 110, 112 and 114. Each of these ports 110, 112 and 114 are capable of coupling to a USB device or another USB hub. Specifically, as in the example illustrated in FIG. 1, the USB port 110 connects to a printer 116 through a USB bus link 118. The USB port 112 connects to an input device 120 through a USB bus link 122. As an example, the input device could be a mouse, a keyboard, a tablet, etc.

The USB bus 106 of the computer system 100 thus provides an electrical connection over which control and data information can pass between the personal computer 102 and the various peripheral devices such as the printer 116 and the input device 120. According to the USB specification, the length of the cable associated with the USB bus 106 has a maximum length of five (5) meters. The length of the cable for the USB bus is restricted to not more than five (5) meters primarily for electrical design reasons.

Accordingly, to use USB buses, the personal computer 102 is required to be within 5 meters of a USB hub and/or the USB devices. However, it is not always easy to maneuver a personal computer to within five (5) meters of the desired peripheral device. This physical constraint on computer systems desiring to use a USB bus is therefore problematic and unsatisfactory in many cases.

Thus, there is a need for improved ways to utilize a USB bus without being burdened by the five (5) meter limitation on cable length for a USB bus.

10

15

20

25

30

SUMMARY OF THE INVENTION

Broadly speaking, the invention provides transceivers which can be interfaced to USB ports so as to provide a wireless USB bus between a computer and one or more peripheral devices. The invention allows the computer to be remotely located from the peripheral devices (e.g., USB devices) by distances substantially greater than five (5) meters, and thus overcomes the five (5) meter limitation on cable length for a USB bus that burdened the conventional wired USB buses. The power utilization of the transceiver is also managed so as to comply with the USB specifications. In one implementation, the transceivers are radio frequency (RF) transceivers.

The invention can be implemented in numerous ways, including as a system, a device, an apparatus, and a method. Several embodiments of the invention are summarized below.

As a computer system, an embodiment of the invention includes: a computer including at least a USB port; a peripheral device including at least a USB port; a first transceiver coupled to the USB port of the computer; and a second transceiver coupled to the USB port of the peripheral device. The first and second transceivers cooperate to form a wireless USB bus between the computer and the peripheral device.

Preferably, the peripheral device is a USB device such as a hub or a function. It is also preferable that the computer include a bus controller that controls the wireless USB bus formed between the computer and the peripheral device.

As a radio frequency transceiver apparatus for providing a wireless USB bus, an embodiment of the invention includes: a USB connector for connecting to a hosting device; a USB interface electrically connected to the USB connector; a radio frequency transceiver electrically connected to the USB interface, the transceiver transmits and receives radio frequency signals; and an antenna operatively connected to the transceiver.

As a method for transmitting data over a USB bus from a computer to a peripheral device, an embodiment of the invention includes the acts of: providing a first transceiver at the computer, the first transceiver being coupled to a USB host

10

controller that controls a USB bus for the computer; providing a second transceiver at the peripheral device; and establishing a wireless USB bus link between the first and second transceivers, the wireless USB bus link being part of the USB bus.

The advantages of the invention are numerous. One advantage of the invention is that freedom and mobility of access to USB devices is provided because the maximum cable length limitation is avoided. Another advantage of the invention is that USB devices are able to communicate with any USB hub using radio frequency signals, and thus allows USB devices to be shared. Still another advantage of the invention is that the wireless USB provided by the invention can be used for various purposes such as wireless networking with a server.

Other aspects and advantages of the invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.

20

25

5

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be readily understood by the following detailed description in conjunction with the accompanying drawings, wherein like reference numerals designate like structural elements, and in which:

- FIG. 1 is a block diagram of a conventional computer system that utilizes a Universal Serial Bus (USB);
 - FIG. 2 is a diagram of a computer system according to a basic embodiment of the invention;
- FIG. 3 is a block diagram of a transceiver according to an embodiment of the invention;
 - FIG. 4 is a block diagram of a bus interface according to an embodiment of the invention;
 - FIG. 5 is a block diagram of transceiver circuitry according to an embodiment of the invention;
 - FIG. 6 is a block diagram of a personal computer according to an embodiment of the invention; and
 - FIG. 7 is a block diagram of an exemplary computer system for hosting a USB bus according to an embodiment the invention.

DETAILED DESCRIPTION OF THE INVENTION

The invention relates to a computer system that has transceivers coupled to USB ports so as to provide a wireless USB bus between a computer and one or more peripheral devices. The transceivers allows the computer to be remotely located from the peripheral devices (e.g., USB devices) by distances substantially greater than five (5) meters, and thus overcomes the five (5) meter limitation on cable length for a USB bus that burdened the conventional wired USB buses. The power utilization of the transceiver is also managed so as to comply with the USB specifications. In one implementation, the transceivers are radio frequency (RF) transceivers.

10

15

20

25

30

Embodiments of the invention are discussed below with reference to FIGs. 2-7. However, those skilled in the art will readily appreciate that the detailed description given herein with respect to these figures is for explanatory purposes as the invention extends beyond these limited embodiments.

FIG. 2 is a diagram of a computer system 200 according to a basic embodiment of the invention. The computer system 200 is similar in certain ways to the computer system 100 illustrated in FIG. 1. However, the computer system 200 replaces the cable associated with the USB bus 106 with a wireless Universal Serial Bus (USB) as explained below.

The computer system 200 includes a personal computer 202 that includes among other things a USB port 204. A wireless USB bus 206 connects to the USB port 204 to a USB hub 208. The wireless USB bus 206 uses radio frequency (RF) transmissions to communicate between the personal computer 202 and the USB hub 208. The USB hub 208 provides a plurality of USB ports 210, 212 and 214. Each of these ports 210, 212 and 214 are capable of coupling to a USB device or another USB hub. Specifically, in the example illustrated in FIG. 2, the USB port 210 connects to a printer 216 through a USB bus link 218. The USB port 212 connects to an input device 220 through a USB bus link 222. As an example, the input device could be a mouse, a keyboard, a tablet, etc. The USB port 214 connects to a modem 221 through USB bus link 223. As an example, the modem 221 can be a high performance modem such as an ISDN adapter or a Digital Subscriber Line (DSL) modem. Also, the modem 221 can be a bus-powered modem such as disclosed in U.S. Application Number 08/ (Attorney Dkt. No. CCC1P019/P1588), filed on even date herewith, and entitled "BUS-POWERED PERIPHERAL CODEC," which is hereby incorporated by reference.

In this embodiment, the wireless USB bus 206 (or wireless USB bus link) is implemented by a pair of transceivers and their associated antennas. More particularly, in the computer system 200, a first transceiver 224 couples to the USB port 204 of the personal computer 202. The first transceiver 224 is capable of transmitting and receiving radio frequency (RF) signals via an antenna 226 coupled to the first transceiver 224. The radio frequency (RF) signals carry data and control

10

15

20

25

30

information. Similarly, a second transceiver 228 is coupled to the USB hub 208. The second transceiver 228 transmits and receives data and control information using radio frequency (RF) signals via an antenna 230.

Accordingly, the computer system 200 uses a pair of transceivers 224 and 228 to provide a wireless USB bus link 206 between the personal computer 202 and the USB hub 208. Consequently, the five (5) meter limitation on the cable for the USB bus 106 according to the USB specification is no longer applicable because the wireless USB bus provided by the transceivers 224 and 228 replaces the cable so as to permit the personal computer 202 to be further away from the USB hub 208 more than five (5) meters.

Although in FIG. 2 the transceiver 228 is coupled to the hub 208, the transceiver could instead connect directly to a functional device. For example, the transceiver 228 could be coupled to or integral with the printer 216, in which case the wireless USB bus would be formed between the personal computer 202 and the printer 216. The advantage of connecting the transceiver 228 to the hub 208 is that the transceiver 228 is effectively shared by all USB devices that couple to the hub 208.

Also, a different personal computer having a transceiver could also share the hub 208 and the USB devices coupled thereto with the personal computer 202. Here, multiple USB bus links are formed with the hub 208. For example, two different personal computers having transceivers could print to the printer 216 directly when the printer has the transceiver or via the hub 208 when the hub 208 has the transceiver.

FIG. 3 is a block diagram of a transceiver 300 according to an embodiment of the invention. The transceiver 300, for example, is suitable for use as the first transceiver 224 or the second transceiver 228 illustrated in FIG. 2.

The transceiver 300 includes a link 302 that connects to a USB port or directly to a USB device. The USB device can be a USB hub or a USB enabled functional device. The transceiver 300 also couples to an antenna 304 which operates to transmit and receive the radio frequency (RF) signals. The transceiver 300 itself includes a bus interface 306 and transceiver circuitry 308. The bus interface 306 operates to interface the transceiver 300 with a USB device or a USB host. The bus interface 306

10

15

20

25

30

provides data and control information to be transmitted by the transceiver circuitry 308, and receives data and control information received by the transceiver circuitry 308. The transceiver circuitry 308 has a transmit path where the data and control information to be transmitted is modulated onto a carrier wave as analog signals, and the analog signals are coupled to the antenna 304. The transceiver circuitry 308 also includes a receive path where incoming analog signals are obtained from the antenna 304 and then demodulated to extract the incoming data and control signals from the incoming analog signals received via the antenna 304.

FIG. 4 is a block diagram of a bus interface 400 according to an embodiment of the invention. The bus interface 400, for example, can be used as the bus interface 306 of the transceiver 300 illustrated in FIG. 3.

The bus interface 400 includes a USB peripheral bus interface 402 that couples to the USB link 302. Data and control information are transmitted over the USB link 302 to and from the bus interface 400. The USB peripheral bus interface 402 manages the transmission of control and data information over the USB link 302. Incoming data and control information over the USB link 302 is supplied to a buffer management and control logic unit 404. The buffer management and control logic unit 404 then forwards the data to a transmit buffer 406. The control information is evaluated by the buffer management and control logic unit 404 which controls the bus interface 400 as appropriate given the control information. Similarly, incoming data and control information from the transceiver circuitry 308 is supplied to the buffer management and control logic unit 404. The data is received at a receive buffer 408 and then supplied to the buffer management and control logic unit 404. Eventually, the incoming data from the transceiver circuitry 308 is supplied to the USB link 302. The transmit buffer 406 and the receive buffer 408 operate to buffer the data being transmitted or received over the wireless bus until the data is able to processed.

As for the control information, the bus interface 400 receives control information to the transceiver circuitry 308 through an input control register 410. The input control register 410 forwards the incoming control information to the buffer management and control logic unit 404. The buffer management and control logic unit 404 in turn controls the USB interface 400 in accordance with the incoming

15

20

25

30

information and/or forwards the control information (or a modified version thereof) over the USB link 302. Typically, this control information would be sent to a USB host controller that manages the activities on the USB bus.

Also, the bus interface 400 also receives incoming control information over the USB link 302 (e.g., such as from a USB host controller) which is forwarded to the buffer management and control logic unit 404. The buffer management and control logic unit 404 in turn controls the USB interface 400 in accordance with the incoming control information and/or forwards the control information to the transceiver circuitry 308 by an output control register 412. Of course, the control information can be modified or altered by the buffer management and control logic unit 404 before setting the state of the output control register 412 so as to convey the control information.

The bus interface 400 further includes a power manager 414. The power manager 414 operates to manage the power of the transceiver 300 such that it complies with the USB specification. In particular, the power manager 414 can place the transceiver 300 in a low power state or an active power state. The power manager 414 typically places the transceiver 300 in a low-power state when the USB bus has been suspended, and places the transceiver 300 in an active state when the USB bus is active. The control information received either over the USB link 302 or the input control register 410 can include power control information. The power control information is used by the power manager 414 to manage the power of the transceiver 300. Although the power manager 414 is within the USB bus interface 400, the power of the transceiver circuitry 308 can also be managed by the USB bus interface 400 by supplying power control information to the transceiver circuitry 308 using the output control register 414. Hence, the transceiver circuitry 308 is able to obtain the power control information from the USB bus interface 400 via the output control register 412.

The bus interface 400 also includes a remote wakeup unit 416. The remote wakeup unit 416 is able to monitor the input control register 410 and determine if a wakeup request has been made by a remote USB device at the other end of the wireless USB bus. The input control register 410 receives certain control information

10

15

20

25

30

from the transceiver circuitry 308. For example, if a remote USB device requests use of a USB bus, the USB bus must be awakened to an active mode if it was in a suspend mode. When the remote wakeup unit 416 determines that a remote wakeup has been requested, then it sends a wakeup request to the buffer management and control logic unit 404. The buffer management and control logic unit 404 together with the USB peripheral bus interface 402 then operate to send a wakeup request over the link 302 to the host USB controller. In one embodiment, the wakeup of the USB bus is controlled by the USB bus controller which wakes up the USB bus by signaling the USB bus interface 400 to wakeup via the link 302. The power manager 414 then wakes up the USB bus interface 400 and the transceiver circuitry 308 (via the output control register 412).

FIG. 5 is a block diagram of transceiver circuitry 500 according to an embodiment of the invention. The transceiver circuitry 500, for example, is suitable for use as the transceiver circuitry 308 illustrated in FIG. 3.

The transceiver circuitry 500 includes a modulator 502 that receives digital signals 504 to be transmitted. The incoming digital signals 504 are modulated by the modulator 502 and converted to analog signals 506. The frequency of the analog signals 506 is then increased by an up converter 508. The resulting analog signals 510 from the up converter 508 are then supplied to an antenna 512. This completes a transmit path through the transceiver circuitry 500.

In the receive direction, analog signals 514 are received from the antenna 512 and supplied to a down converter 516. The down converter 516 lowers the frequency of the received signals 514 to produce baseband analog signals 518. The transceiver circuitry 500 also includes a demodulator and phase lock loop (PLL) unit 520. The demodulator and PLL unit 520 receives the baseband analog signals 518 and produces received digital data 522 by converting and demodulating the baseband analog signals 518. This completes a receive path through the transceiver circuitry.

Further, a PLL portion of the demodulator and PLL unit 520 produces a first synchronization signal 524 that is supplied to the modulator 502, a second synchronization signal 526 that is supplied to the down converter 516, and a third synchronization signal 527 that is supplied to the up converter 508. The PLL portion

generally operates to monitor the receive signals to identify a data recovery synchronization timing, then tracks the data recovery synchronization timing to ensure it remain accurate, and also generates synchronization signals to lock (timing lock) the transmissions and receptions. The first, second and third synchronization signals 524, 526 and 528 are thus produced by the PLL portion provide the timing lock. A demodulator portion of the demodulator and PLL unit 520 provides the demodulation operations on the incoming receive signals.

The transceiver circuitry 500 also includes a power control unit 528. The power control unit 528 receives power control information 530 from the bus interface 306, 400. In one embodiment, the power control information 530 can be obtained from the output control register 412. The power control unit 528 can also send power control information to the bus interface 306, 400 via the input control register 410. The power control unit 528 operates to place the transceiver circuitry 500 in either a suspend (i.e., low-power) mode or an active mode. The power control unit 528 is able to place the transceiver circuitry 500 in a suspend mode by supplying a control signal 532 to both the modulator 502 and the demodulator and PLL unit 520. The control signal 532 operates to either activate or deactivate the modulator 502 and the demodulator 520. When deactivated, the modulator 502 and the demodulator and PLL unit 520 consume substantially less power than when the devices are active. Hence, the power consumption of the transceiver 300 is able to satisfy the low power consumption requirement of the USB specification for the suspend mode.

As one example, the digital signals 504 are received at a rate of 12 Mbps and then modulated and converted by the modulator to produce the analog signal 506 at a frequency of 100 MHz. The up converter 508 converts the 100 MHz analog signals to 2.4 GHz analog signals 510 which are coupled to the antenna 512. With received analog signals 514 at 2.4 GHz from the antenna 512, the down converter 516 produces the baseband analog signals 518 at a frequency of 30 MHz. The baseband analog signals 518 are then supplied to the demodulator and PLL unit 520 which produces the received digital data 522 therefrom. Also, in another example, the modulation and demodulation is QPSK modulation and QPSK demodulation, respectively.

10

15

20

25

30

FIG. 6 is a block diagram of a personal computer 600 according to an embodiment of the invention. The personal computer 600 represents a simplified personal computer such as suitable for use as the personal computer 102 illustrated in FIG. 2.

The personal computer 600 includes a microprocessor 602 for executing instructions. The microprocessor 602 is connected to a system bus 604. Also connected to the system bus 604 is a random access memory (RAM) 606. The RAM 606 stores instructions and data used by the microprocessor 602. A USB host controller 608 is also connected to the system bus 604. The USB host controller 608 operates to control and manage the operation of a USB bus. A USB host controller 608 is coupled to a USB port 610 of the personal computer 600. The USB port 610 couples to the USB host controller 608 through a USB bus link 612. The USB bus link 612 represents the portion of the USB bus that is internal to the personal computer 600. Typically, the USB port 610 would be placed at the outer periphery of a housing for the computer system 600. Furthermore, a connector 614 for the USB port 610 is also typically provided at the outer periphery of the housing for the computer system 600. For example, a transceiver, such as the transceiver 202 illustrated in FIG. 2, can connect to the personal computer 600 by connecting a suitable connector with the connector 614. In one embodiment, a transceiver has a short cable with a suitable connector at one end that is used to connect to the USB port (i.e., connector 614) of a personal computer.

The invention can be employed in various different computer systems. The computer systems are normally general purpose machines, but could also be specialized machines. FIG. 7 is a block diagram of an exemplary computer system 700 for hosting a USB bus according to an embodiment the invention. The computer system 700 is explained in more detailed than was the computer 600 illustrated in FIG. 6.

The computer system 700 includes a digital computer 702, a display screen (or monitor) 704, a printer 706, a floppy disk drive 708, a hard disk drive 710, a USB device 712, a USB bus 713, and a keyboard 714. The digital computer 702 includes a microprocessor 716, a memory bus 718, random access memory (RAM) 720, read

15

20

25

30

only memory (ROM) 722, a peripheral bus 724, a keyboard controller 726, a USB host controller 728, and a USB bus port 730. The digital computer 700 can be a personal computer (such as an IBM compatible personal computer).

The microprocessor 716 is a general purpose digital processor which controls the operation of the computer system 700. The microprocessor 716 can be a single-chip processor or can be implemented with multiple components. Using instructions retrieved from memory, the microprocessor 716 controls the reception and manipulation of input data and the output and display of data on output devices. According to the invention, a particular function of microprocessor 716 provides manage and control the USB host controller 728 and the USB bus 713 coupled thereto. The USB host controller 728 can be implemented in a combination of hardware, firmware or software.

The memory bus 718 is used by the microprocessor 716 to access the RAM 720 and the ROM 722. The RAM 720 is used by the microprocessor 716 as a general storage area and as scratch-pad memory, and can also be used to store input data and processed data. The ROM 722 can be used to store instructions or program code followed by the microprocessor 716 as well as other data.

The peripheral bus 724 is used to access the input, output, and storage devices used by the digital computer 702. In the described embodiment, these devices include the display screen 704, the printer device 706, the floppy disk drive 708, the hard disk drive 710.

The USB host controller 712 is used to control and manage a USB bus 713 that is supplied to the USB bus port 730. The USB bus 713 is a special peripheral bus that can be used to access the input, output, and storage devices used by the digital computer 702. By connecting a USB device 712 (e.g., a peripheral device) to the USB bus port 730, the USB device 712 connects to the USB bus 713. One or more USB devices (peripheral devices or USB hubs) are able to connect to the digital computer 702 by connecting to the USB bus 713. For example, one or more of the display screen 704, the printer device 706, the floppy disk drive 708, the hard drive 710 could be connected to the USB bus 713 instead of connecting directly to the peripheral bus 724. Similarly, other devices such a network interface connection are

10

15

20

25

30

able to be connected to the USB bus 713 to send and receive data over a network connected to other computer systems.

Further, according to the invention, the USB bus 713 includes a wireless USB bus link between a pair of transceivers. In one example, one of the transceiver would connect the USB bus port 730 and the other of the transceiver would connect to the USB device 712 which may or may not be a hub. Hence, in this example, the USB bus 713 between the USB bus port 730 and the USB device 712 is wireless and therefore the USB specification cable length limitation of five (5) meters is avoided.

The keyboard controller 726 is used to receive input from keyboard 714 and send decoded symbols for each pressed key to microprocessor 716. The display screen 704 is an output device that displays images of data provided by the microprocessor 716 via the peripheral bus 724 or provided by other components in the computer system 700. The printer device 706 when operating as a printer provides an image on a sheet of paper or a similar surface. Other output devices such as a plotter, typesetter, etc. can be used in place of, or in addition to, the printer device 706.

The floppy disk drive 708 and the hard disk drive 710 can be used to store various types of data. The floppy disk drive 708 facilitates transporting such data to other computer systems, and hard disk drive 710 permits fast access to large amounts of stored data.

The microprocessor 716 together with an operating system operate to execute computer code and produce and use data. The computer code and data may reside on the RAM 720, the ROM 722, or the hard disk drive 720. The computer code and data could also reside on a removable computer readable medium and loaded or installed onto the computer system 700 when needed. Removable program mediums include, for example, CD-ROM, PC-CARD, floppy disk and magnetic tape.

The keyboard 714 is used by a user to input commands and other instructions to the computer system 700. Other types of user input devices can also be used in conjunction with the present invention. For example, pointing devices such as a computer mouse, a track ball, a stylus, or a tablet can be used to manipulate a pointer on a screen of a general-purpose computer.

The advantages of the invention are numerous. One advantage of the invention is that freedom and mobility of access to USB devices is provided because the maximum cable length limitation is avoided. Another advantage of the invention is that USB devices are able to communicate with any USB hub using radio frequency signals, and thus allows USB devices to be shared. Still another advantage of the invention is that the wireless USB provided by the invention can be used for various purposes such as wireless networking with a server.

The many features and advantages of the present invention are apparent from the written description, and thus, it is intended by the appended claims to cover all such features and advantages of the invention. Further, since numerous modifications and changes will readily occur to those skilled in the art, it is not desired to limit the invention to the exact construction and operation as illustrated and described. Hence, all suitable modifications and equivalents may be resorted to as falling within the scope of the invention.

15

5

10

What is claimed is:

20

CLAIMS

- 1. A computer system comprising:
 - a computer including at least a USB port;
 - a peripheral device including at least a USB port;
- a first transceiver coupled to the USB port of said computer; and
 - a second transceiver coupled to the USB port of said peripheral device,

said first and second transceivers cooperate to form a wireless USB bus link between said computer and said peripheral device.

- 2. A computer system as recited in claim 1, wherein said computer includes a bus controller that controls the wireless USB bus link formed between said computer and said peripheral device.
 - A computer system as recited in claim 1,
 wherein said computer has a housing, and
 wherein said first transceiver is provided internal to the housing of said computer.
 - 4. A computer system as recited in claim 1, wherein said computer has a housing, and

wherein said first transceiver is provided external to the housing of said computer, and said first transceiver couples to the USB port of said computer.

5. A computer system as recited in claim 1, wherein said peripheral device is a printer.

6. A computer system as recited in claim 4, wherein the printer has a housing, and wherein said second transceiver is provided internal to the housing of said peripheral device.

5

10

7. A computer system as recited in claim 4, wherein the printer has a housing, and

wherein said second transceiver is provided external to the housing of said peripheral device, and said second transceiver couples to the USB port of said peripheral device.

- 8. A computer system as recited in claim 1, wherein said peripheral device is a peripheral hub having a plurality of USB ports.
- 9. A computer system as recited in claim 9,
 wherein said peripheral hub further includes an upstream USB port, and
 wherein said second transceiver is connected to the upstream USB port of said
 peripheral hub.
- 20 10. A computer system as recited in claim 9,

 wherein said computer system further comprises a printer, and

 wherein said printer is connected to one of the USB ports of the peripheral hub.
- 25 11. A computer system as recited in claim 1,
 wherein said computer supplies a wired, internal USB bus to the USB port of

said computer, and

10

15

20

25

wherein said first transceiver comprises:

a first antenna;

first transceiver circuitry for transmitting data at radio frequencies via said first antenna; and

a first bus interface that interfaces said first transceiver circuitry to the internal USB bus.

- 12. A computer system as recited in claim 11, wherein said first transceiver circuitry has a normal power mode and a low power mode, and the mode of said first transceiver circuitry is controlled by control signals supplied to said first transceiver via the internal USB bus.
- 13. A computer system as recited in claim 11, wherein said first transceiver circuitry comprises:

a first modulator that modulates and converts digital signals to be transmitted to produce analog signals of a first frequency;

a first up-converter operatively connected between said first modulator and said first antenna, said first up-converter converts the analog signals of the first frequency to analog signals of a second frequency that is greater than the first frequency, and supplies the signals of the second frequency to said first antenna;

a first down-converter that receives incoming analog signals of the second frequency from said first antenna and converts the incoming analog signals to incoming analog signals of the first frequency that is less than the second frequency; and

a first demodulator operatively connected to said first down-converter, said first demodulator demodulates the incoming analog signals to obtain incoming digital signals.

10

20

25

14. A computer system as recited in claim 11, wherein said second transceiver comprises:

a second antenna;

second transceiver circuitry for transmitting data at radio frequencies via said second antenna; and

a second bus interface that interfaces said second transceiver circuitry to the wireless USB bus.

- 15. A computer system as recited in claim 14, wherein said second transceiver circuitry has a normal power mode and a low power mode, and the mode of said second transceiver circuitry is controlled by control signals supplied to said second transceiver via the wireless USB bus.
- 16. A computer system as recited in claim 14, wherein said second transceiver circuitry comprises:

a second modulator that modulates and converts digital signals to be transmitted to produce analog signals of a first frequency;

a second up-converter operatively connected between said second modulator and said second antenna, said second up-converter converts the analog signals of the first frequency to analog signals of a second frequency that is greater than the first frequency, and supplies the signals of the second frequency to said second antenna;

a second down-converter that receives incoming analog signals of the second frequency from said second antenna and converts the incoming analog signals to incoming analog signals of the first frequency that is less than the second frequency; and

a second demodulator operatively connected to said second down-converter, said second demodulator demodulates the incoming analog signals to obtain incoming digital signals.

20

25

5

- 17. A radio frequency transceiver apparatus for providing a wireless USB bus, said transceiver apparatus comprising:
 - a USB connector for connecting to a hosting device;
 - a USB interface electrically connected to said USB connector;
- a radio frequency transceiver electrically connected to said USB interface, said transceiver transmits and receives radio frequency signals; and

an antenna operatively connected to said transceiver.

- 18. A radio frequency transceiver apparatus as recited in claim 17, wherein said USB connector is used to couple to a USB port of a computer system having a USB host controller.
 - 19. A radio frequency transceiver apparatus as recited in claim 17, wherein said transceiver comprises:

a modulator that modulates digital signals to be transmitted to produce analog signals of a first frequency;

an up-converter operatively connected between said modulator and said antenna, said up-converter converts the analog signals of the first frequency to analog signals of a second frequency that is greater than the first frequency, and supplies the signals of the second frequency to said antenna;

a down-converter that receives incoming analog signals of the second frequency from said antenna and converts the incoming analog signals to incoming analog signals of the first frequency that is less than the second frequency; and

a demodulator operatively connected to said down-converter, said demodulator demodulates the incoming analog signals to obtain incoming digital signals.

- 20. A radio frequency transceiver apparatus as recited in claim 19, wherein said modulator modulates the digital signals using QPSK modulation.
- 21. A radio frequency transceiver apparatus as recited in claim 19, wherein said transceiver further comprises:

a phase-lock-loop that synchronizes with the incoming analog signals to synchronize with the first frequency.

22. A radio frequency transceiver apparatus as recited in claim 21,

wherein said transceiver apparatus has an active state and a low power state, and

wherein said transceiver apparatus further comprises:

a power management unit that places said transceiver apparatus in one of the low power state and the active state.

15

20

10

- 23. A method for transmitting data over a USB bus from a computer to a peripheral device, comprising the acts of:
- (a) providing a first transceiver at the computer, the first transceiver being coupled to a USB host controller that controls a USB bus for the computer;
 - (b) providing a second transceiver at the peripheral device; and
- (c) establishing a wireless USB bus link between the first and second transceivers, the wireless USB bus link being part of the USB bus.
- 24. A method as recited in claim 24, wherein said method further comprises the acts of:
 - (d) managing power utilization of the first and second transceivers.

WIRELESS UNIVERSAL SERIAL BUS LINK FOR A COMPUTER SYSTEM

ABSTRACT OF THE DISCLOSURE

A computer system having transceivers coupled to USB ports so as to provide a wireless USB bus between a computer and one or more peripheral devices is disclosed. The transceivers allows the computer to be remotely located from the peripheral devices (e.g., USB devices) by distances substantially greater than five (5) meters, and thus overcomes the five (5) meter limitation on cable length for a USB bus that burdened the conventional wired USB buses. The power utilization of the transceiver is also managed so as to comply with the USB specifications. In one embodiment, the transceivers are radio frequency (RF) transceivers.

15

5

10






FIG. 1 (PRIOR ART)



月6.4



F1G. S




FIG. 3




FIG. 6

Attorney Docket No. CCC1P020

DECLARATION

JOINT INVENTORS ORIGINAL/SUBSTITUTE/CIP

As a below named inventor, I hereby declare that: my residence, post office address, and citizenship are as stated below next to my name. I believe I am the original, first, and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

WIRELESS UNIVERSAL SERIAL BUS LINK FOR A COMPUTER SYSTEM

as described in the specification attached or of patent Application Serial No. and amended on filed I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above; that I do not know and do not believe the same was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof or more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representative or assigns more than twelve months prior to this application; and that I acknowledge the duty to disclose information of which I am aware which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations § 1.56(a) Such information is material when it is not cumulative to information already of record or being made of record in the application, and (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or (2) it refutes, or is inconsistent with, a position the applicant has taken or may take in opposing an argument of unpatentability relied on by the Office, or asserting an argument of patentability. I hereby claim foreign priority benefits under Title 35, United States Code § 119 of any foreign application(s) for patent or inventor's certificates listed below and have also identified below any foreign application(s) having a filing date before that of the application(s) on which priority is claimed: PRIORITY CLAIMED DATE OF FILING APPLICATION NUMBER COUNTRY UNDER 35 USC 119 ☐ YES ☐ NO I hereby claim the benefit under Title 35 United States Code § 120 of any United States application(s) listed below and, insofar as any subject matter of any claim of this application is not disclosed in the prior United States Application, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations § 1.56(a) which occurred between the filing date of the prior application and the national PCT international filing date of this application. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon. ULL NAME OF SOLE OR FIRST INVENTOR , i Rabah S. Hamdi đ USA 19949 Rammel N. Houston Road, 5800 /-follisfer ST OFFICE ADDRESS Ho us 1316 # FULL NAME OF SECOND JOINT INVENTOR Edward E. Olkkola NVENTOR'S SIGNATURE 3127198 USA 22703 Laurelwood, Tomball, TX 77375 OST OFFICE ADDRESS SAME

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

POWER OF ATTORNEY BY ASSIGNEE

		Under the provisi	ions of 37 C.F.	R. § 3.71, th	e ur	ndersigr	ned	assi	gnee of recor	d of the er	ntire inter	rest
in	the	above-identified	patent/patent	application	by	virtue	of	an	assignment	recorded	(check	as
ap	plica	ble):										

\boxtimes	Concurre	ntly Herewith
	Date Reco	orded
	Reel	Frame

elects to conduct the prosecution of the application/maintenance of the patent to the exclusion of the inventor(s). The undersigned hereby declares that he has reviewed the above-referenced assignment and hereby declares that, to the best of his knowledge, title is in the Assignee, and further declares that all statements made herein of his own knowledge are true and that all statements made on information and belief are believed to be true. The assignee hereby revokes any previous powers of attorney and appoints the following to prosecute this application/maintain this patent and transact all business in the Patent and Trademark Office connected therewith:

(Prosecuting Attorney List)

C. Douglass Thomas	32,947
Irene Kosturakis	33,724
Keith Lutsch	31,851
Joseph Arrambide	39,589
Sarah T. Harris	35,891
Barry D. Blount	35,069
Russell Wong	32,322
T. Grant Ritz	39,819

Please direct all communications to: Beyer & Weaver, LLP, 620 Hansen Way, Palo Alto, CA 94304, (650) 493-2100, to the attention of: C. Douglass Thomas.

ASSIGNEE

COMPAQ COMPUTER CORPORATION

Date: March 30, 1998 BY:

NAME: Irene Kosturakis

TITLE: Manager Worldwide Patent Development

Irene Kosturakis Manager Worldwide Patent Development Authonzed To Sign This Document On Behalf Of Compaq Computer Corporation Pursuant To Board Of Directors Resolution Date July 28, 1989

In the United States Patent and Trademark Office

Applicant: Hamdi et al. Applicant's Ref: CCC1P020/P1589

Application No.: To be assigned Examiner: Unknown

Filed: Herewith Group Art Unit: Unknown

Title: WIRELESS UNIVERSAL SERIAL

BUS LINK FOR A COMPUTER

SYSTEM

Date: March 31, 1998

CERTIFICATE OF EXPRESS MAILING

I hereby certify that this paper and the documents and/or fees referred to as attached therein are being deposited with the United States Postal Service on March 31, 1998 in an envelope as "Express Mail Post Office to Addressee" service under 37 CFR §1.10, Mailing Label Number EL043333439US, addressed to the Assistant Commissioner for Patents, Washington, DC 20231.

Jack Limper

SEPARATE LETTER TO OFFICIAL DRAFTSMAN

Assistant Commissioner for Patents Box Patent Application Washington, D.C. 20231 Attention: Official Draftsman

Sir:

Enclosed are five sheets of formal drawings for the within referenced application.

Respectfully submitted,

BEYER & WEAVER, LLP

C. Douglass Thomas Reg. No. 32,947

P.O. Box 61059 Palo Alto, CA 94306 Tel: (650) 493-2100

Atty.Dkt.No.: CCC1P020/P1589